arm

Formal Methods for Kernel Hackers

A practical introduction to *TLA*⁺/PlusCal

Catalin Marinas < catalin.marinas@arm.com>

November 14, 2018

© 2018 Arm Limited

Agenda

- Introductory *TLA*⁺ example
- LL/SC spinlock model in *PlusCal*
- Queued spinlock model
- Ideas for future work
- Resources

Why use formal methods

Writing is nature's way of letting you know how sloppy your thinking is.

- Dick Guindon

Mathematics is nature's way of letting you know how sloppy your writing is.

Formal mathematics is nature's way of letting you know how sloppy your mathematics is.

– Leslie Lamport

- Formal verification allows checking/proving safety and liveness properties of a system
 - Formal proof: usually complex and (human) time consuming
 - Model checking: simpler but computing intensive. Requires finite number of states
- High level algorithm specification and verification
- Program refinement for a low level implementation of the high level algorithm

Some Linux kernel formal models

- arm64 Linux ASID allocator
 - Confirmed a bug previously found with *CnP* enabled
 - Uncovered a new bug in the ASID roll-over logic (requires very rare timing conditions)
- arm64 KPTI vs Software PAN
 - Confirmed previously found bugs and verified the fix
- arm64 Linux ticket spinlocks
 - Verified liveness properties with LSE atomics (not guaranteed with exclusives)
 - Uncovered bug in spin_trylock() on ticket roll-over (requires rare timing conditions)
- arm64 KVM handling of vGIC
 - Modelling the GIC and the hypervisor interrupt handling, injection into guest, vCPU migration
 - Confirmed bug causing the loss of the source vCPU for an SGI
- Linux context_switch() handling of mm_struct
 - Verified safety properties of the mm_users and mm_count variables (chasing a use-after-free bug)
- arm64 Linux SVE/FPSIMD register bank saving and restoring (work in progress)
 - Concurrency between kernel use of FPSIMD, context switching, user signal delivering, thread migration

TLA⁺ and PlusCal

- TLA⁺ (Temporal Logic of Actions) is a formal specification language developed by Leslie Lamport
 - Based on set theory and temporal logic, allows specification of invariant (safety) and liveness properties
 - Specification written in formal logic is amenable to finite model checking (using Yuan Yu's TLC model checker)
 - Can also be used for machine-checked proofs of correctness (using a theorem prover as back-end)
- PlusCal is a formal specification language which compiles to TLA⁺
 - Pseudocode-like, better suited for specifying sequential algorithms
 - Simple way to describe concurrent threads/processes
- Notable real world uses
 - Specifying and model checking of the Alpha EV7 cache-coherency protocol
 - Amazon Web Services uncovering bugs in DynamoDB, S3, EBS
 - Microsoft Azure in designing Cosmos DB

Introductory *TLA*⁺ example: specification 1

```
VARIABLES tick, count
Init == \wedge \text{tick} = 0
           \wedge count = 0
Tick == \wedge \text{tick}' = 1 - \text{tick}
           ∧ UNCHANGED count
Count == \land count' = count + tick
           A UNCHANGED tick
```

Next == Tick \lor Count Spec == Init $\land \Box$ [Next]_(tick, count) $\$ state

- * state predicate
- $*$ (boolean state function)
- $*$ action (relation between
- $*$ successive states)

- * action (disjunction)
- * temporal formula
- $*$ (specifies allowed *behaviours*)

arm

Introductory *TLA*⁺ example: possible behaviours

Allowed system behaviour:

tick:	0	1	1	1	1	0	1	0	0	0	0	0	• • •
count:	0	0	1	2	3	3	3	3	3	3	3	3	• • •
	Tick		Count			Tick			Stuttering				

Introductory *TLA*⁺ example: specification 2

VARIABLES tick, count, lasttick

```
Init == \wedge \text{tick} = 0
          \wedge count = 0
          \wedge lasttick = 0
Tick == \wedge tick' = 1 - tick
          \Lambda tick = lasttick
          ∧ UNCHANGED (count, lasttick)
Count == \Lambda count' = count + tick
          \land tick \neq lasttick
          \Lambda lasttick' = tick
          ∧ UNCHANGED tick
Next == Tick V Count
Spec == Init \land \Box [Next] (tick, count, lasttick)
```

```
\  state
```

```
\* state predicate
```

```
\* (enabled if condition true)
```

```
\ action
```

```
\* (enabled if condition true)
```

```
\  action (disjunction)
```

```
\* temporal formula
```

```
arm
```

LL/SC spinlock model in PlusCal

- Load-link reads the current lock value from memory
- Store-conditional writes the new lock value only if no updates have occurred since LL
- ARM hardware implementation using an exclusive monitor
- Classic LL/SC spinlock implementation using a single shared location for the lock
 - All CPUs polling the same memory location

LL/SC spinlock model in *PlusCal*: variables

```
EXTENDS Naturals, Sequences, TLC
\* defined in the configuration file
CONSTANTS CPUS, \setminus * \{p1, p2\}
         \* PlusCal algorithm placed inside a TLA+ comment
(* --algorithm spinlock {
variables
       memory = [a \in ADDRS \mapsto 0]; \* zero-initialised 'array'
       lock addr = CHOOSE a \in ADDRS : TRUE; \* an address
       excl mon = [p \in CPUS \mapsto "open"]; \* one monitor per CPU
       . . .
 *)
```

LL/SC spinlock model in *PlusCal*: exclusive monitor macros

LL/SC spinlock model in PlusCal: instruction macros

```
\ set the exclusive monitor to the load address
macro ldxr(req, addr) {
        set excl mon(addr);
        reg := memorv[addr];
\* update memory only if the exclusive monitor is set to the store address
macro stxr(stat, val, addr) {
        if (excl mon[self] = addr) {
                clear excl mon(addr);
                memory[addr] := val;
                stat := 0;
        } else {
                stat := 1;
```

LL/SC spinlock model in PlusCal: instruction macros

```
\* classic load/store instructions
macro ldr(reg, addr) {
    reg := memory[addr];
}
\* clear the exclusive monitor if set to the store address
macro str(val, addr) {
    clear_excl_mon(addr);
    memory[addr] := val;
```

LL/SC spinlock model in *PlusCal*: locking procedures

```
procedure spin lock(lock)
       variable lock val, status; \* local variables
11:
   ldxr(lock val, lock);
12: if (lock val \neq 0)
               goto 11;
13:
       stxr(status, 1, lock);
14: if (status \neq 0)
               goto 11;
15:
       return:
procedure spin unlock(lock)
ul: str(0, lock);
u2: return;
```

```
\* each label represents a TLA+ step
\* (labels can be automatically generated
\ but at a coarser grain)
```

```
\* successful exclusive store?
```

```
\* uncoditional lock release
```



LL/SC spinlock model in PlusCal: processes

LL/SC spinlock model in *PlusCal*: invariants (safety)

THEOREM Spec => □TypeInv THEOREM Spec => □ExclInv

LL/SC spinlock model in *PlusCal*: configuration

```
SPECIFICATION Spec
CONSTANT defaultInitValue = defaultInitValue
\* Add statements after this line.
```

```
CONSTANTS CPUS = {p1, p2}
ADDRS = {a1}
```

INVARIANTS TypeInv Exclinv

LL/SC spinlock model in *PlusCal*: liveness properties

```
. . .
```

```
\* at least one CPU eventually enters the critical section
LivenessAny == \exists p \in CPUS : pc[p] = "start" \rightsquigarrow pc[p] = "cs"
    \* all CPUs eventually enter the critical section (implies LivenessAny)
LivenessAll == <math>\forall p \in CPUS : pc[p] = "start" \rightsquigarrow pc[p] = "cs"
```

THEOREM Spec => LivenessAny THEOREM Spec => LivenessAll

* .cfg file:
PROPERTIES LivenessAny
LivenessAll



LL/SC spinlock model in *PlusCal*: checking with *TLC*

```
Error: Temporal properties were violated.
Error: The following behavior constitutes a counter-example:
. . .
State 11:
/\ pc = (p1 :> "14" @@ p2 :> "14") \* stxr executed on both CPUs
/  status = (p1 :> 0 @@ p2 :> 1)
                                     \uparrow  p1 succeeded, p2 failed
/\ excl mon = (p1 :> "open" @@ p2 :> "open")
/  memory = (a1 :> 1)
                                      \* lock taken
. . .
State 25:
/\ pc = (p1 :> "14" @@ p2 :> "13") \* p2 is about to execute stxr
/\ excl mon = (p1 :> "open" @@ p2 :> "open")
/  memory = (a1 :> 1)
                                      \* lock taken
Back to state 11
```

Queued spinlock model

- Aims to guarantee liveness for all CPUs
- Scalable with the number of CPUs
- Contending CPUs adding themselves to a queue and spinning on own data structure
 - Needs to handle multiple nesting contexts per CPU (task, softirq, hardirq, NMI modelled as nodes)
 - One MCS lock per CPU per node (nesting context)
- The formal model specifies CPUs imes Nodes threads and Nodes locks
 - Threads represented as $\langle p, n \rangle$ tuples

Queued spinlock model

CPU 1 spinlocks CPU 2 +----+ +----+ +-----+ Node 4 | <<p1, 4>> | --> | gspinlock 4 | <-- | <<p2, 4>> | (NMI) +----+ +----+ +-----+ +----+ +----+ +-----+ Node 3 | <<p1, 3>> | -> | gspinlock 3 | <-- | <<p2, 3>> | (harding) +----+ +----+ +-----+ +----+ +----+ +-----+ Node 2 | <<p1, 2>> | --> | gspinlock 2 | <-- | <<p2, 2>> | (softirg) +----+ +----+ +-----+ +----+ +----+ +-----+ Node 1 | <<p1, 1>> | --> | qspinlock 1 | <-- | <<p2, 1>> | (task) +----+ +----+ +-----+

Queued spinlock model: constants

```
CONSTANTS CPUS, \* {p1, p2}
MAX_NODES, \* 2
PENDING_LOOPS \* 1
```

```
\ assumptions on the configuration ASSUME MAX_NODES \in Nat \setminus {0}
```

```
\land abstract value not matching any CPU
NoCPU == CHOOSE cpu : cpu ∉ CPUS
NODE_ZERO == \langleNoCPU, 0\rangle
```

```
\label{eq:max_nodes} $$ MAX_NODES threads per CPU: e.g. (p1, 1), (p1, 2), (p2, 1), (p2, 2) $$ THREADS == CPUS $$ (1..MAX_NODES) $$
```

Queued spinlock model: data types



Queued spinlock model: helper operators

ZERO_VAL == LockVal(FALSE, FALSE, 0, NoCPU) LOCKED_VAL == LockVal(TRUE, FALSE, 0, NoCPU) PENDING_VAL == LockVal(FALSE, TRUE, 0, NoCPU)

* (val & ~_Q_LOCKED_MASK) in Linux NEG_LOCKED_MASK(val) == val.pending V val.tail_idx ≠ 0 V val.tail_cpu ≠ NoCPU * (val & _Q_TAIL_MASK) in Linux TAIL_MASK(val) == val.tail_idx ≠ 0 V val.tail_cpu ≠ NoCPU

Queued spinlock model: variables

```
\* One qspinlock per node (e.g. task, softirq, hardirq, NMI)
qspinlock = [n \in 1..MAX_NODES \mapsto LockVal(FALSE, FALSE, 0, NoCPU)];
```

* 'self' represents the current thread, defined as a $\langle cpu, node \rangle$ tuple CPU(self) == self[1] Lock(self) == self[2] McsNode(p, i) == $\langle p, i \rangle$

Queued spinlock model: invariants (safety)

```
\* no two threads contending on the same lock can be in the critical
\* section simultaneously
ExclInv == \forall t1, t2 \in THREADS : CPU(t1) \neq CPU(t2) \land Lock(t1) = Lock(t2) =>
\neg((pc[t1] = "cs") \land (pc[t2] = "cs"))
```



Queued spinlock model: liveness

```
\* at least one thread eventually enters the critical section
LivenessAny == \exists t ∈ THREADS : pc[t] = "start" \rightsquigarrow pc[t] = "cs"
```

```
THEOREM Spec => LivenessAny
THEOREM Spec => LivenessAll
```

Queued spinlock model: findings

- LivenessAll properties violated prior to Linux 4.18
 - Two-CPU scenario fixed by commit 59fb586b4a07 ("locking/qspinlock: Remove unbounded cmpxchg() loop from locking slowpath")
 - Three-CPU scenario fixed by commit 6512276d97b1 ("locking/qspinlock: Bound spinning on pending->locked transition in slowpath")
 - The above commits are sufficient for arm64 with LSE atomics extensions (ARMv8.1)
 - Avoiding fetch_or() (which uses a cmpxchg() loop on x86), commit 7aa54be29765 ("locking/qspinlock, x86: Provide liveness guarantee")
- Does not implement memory ordering models (sequential consistency only)
- Exponential state space growth
 - Liveness checking: under 1 min for two threads, hours for three threads, days for four threads
 - Invariant checking significantly faster with symmetry optimisations
 - -simulate mode for checking random behaviours

Ideas for future models

- CPU hotplug state machine
 - Deadlock freedom, liveness properties
- Page cache page properties
 - Safety: not seeing other process's data (e.g. Dirty CoW)
 - Liveness: page eventually reaches the block device
- RCU anything left to model?
- Other tools
 - SPIN/Promela: model checker using the Promela specification language
 - CBMC: bounded model checker for ANSI-C
 - Alloy: declarative specification language and model checker

• ...

Resources

• Main *TLA*⁺ page

https://lamport.azurewebsites.net/tla/tla.html

• PlusCal manual

https://lamport.azurewebsites.net/tla/c-manual.pdf

"Specifying Systems"

https://lamport.azurewebsites.net/tla/book.html

• TLA⁺ Tools

https://lamport.azurewebsites.net/tla/tools.html (pre-built)
https://github.com/tlaplus/tlaplus/tree/master/tlatools (source)

• Linux kernel specs

https://git.kernel.org/pub/scm/linux/kernel/git/cmarinas/kerneltla.git

arm

Thanks

The Arm trademarks featured in this presentation are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. All other marks featured may be trademarks of their respective owners.

www.arm.com/company/policies/trademarks

© 2018 Arm Limited