A Formal Model of Cache Speculation Side-Channels

Catalin Marinas Arm Limited

_____ MODULE CacheSpecv1 ____

EXTENDS Sequences, FiniteSets, TLC

CONSTANTS

REGS,	set of CPU registers $(e.g. \{r1, r2\})$
LADDRS,	set of low memory addresses $(e.g. \{l1, l2\})$
HADDRS,	set of high memory addresses $(e.g. \{h1, h2\})$
DATA,	set of primitive data values $(e.g. \{d1, d2\})$
MODE,	initial security/privilege mode ("low" or "high")
LOG	boolean: CPU instruction trace

ASSUME

 $\land MODE \in \{ \text{"low"}, \text{"high"} \} \\ \land LOG \in \text{BOOLEAN}$

 $ADDRS \triangleq LADDRS \cup HADDRS$

Zero data value (other than ADDRS or DATA) Zero \triangleq CHOOSE val : val \notin ADDRS \cup DATA

All values allowed in memory, registers $VALUES \triangleq ADDRS \cup DATA \cup \{Zero\}$

Tables of operations (e.g. arithmetic) on addresses and data. This is a reduced set so that model checking is still possible

 $optables \triangleq \{l @@ h : l \in [LADDRS \times DATA \to LADDRS], \\ h \in [HADDRS \times DATA \to HADDRS] \}$

TLC symmetry optimisations

 $Perms \stackrel{\Delta}{=}$

 $Permutations(LADDRS) \cup Permutations(HADDRS) \cup Permutations(REGS) \cup Permutations(DATA)$

— MODULE SimpleCPU —

Simple CPU implementation, no speculative execution

VARIABLES

regs,	CPU registers
mode,	security mode (low/high)
mem,	maps addresses to VALUES
cached	maps addresses to cached state

vars \triangleq (regs, mode, mem, cached)

 $TypeOK \triangleq$ $\land regs \in [REGS \rightarrow VALUES]$ \wedge mode \in { "low", "high" } $\land mem \in [ADDRS \rightarrow VALUES]$ \land cached \in [ADDRS \rightarrow BOOLEAN] True if the memory at the given address is accessible in the current mode $AccessOK(addr) \stackrel{\Delta}{=}$ IF mode = "low" then $addr \in LADDRS$ else $addr \in ADDRS$ CPU instructions Set a register to a value $SET(reg, val) \triangleq$ $\land regs' = [regs \text{ EXCEPT } ! [reg] = val]$ \wedge UNCHANGED $\langle mode, mem, cached \rangle$ Copy the value in a register to another register $MOV(regt, regm) \stackrel{\Delta}{=}$ $\land regs' = [regs \text{ EXCEPT } ! [regt] = regs[regm]]$ \wedge UNCHANGED $\langle mode, mem, cached \rangle$ Load a value from memory at the address in regm and store it in regt. Only enabled if the access is permitted in the current mode $LDR(reat, ream) \stackrel{\Delta}{=}$ \wedge LET $addr \triangleq regs[regm]$ $\wedge AccessOK(addr)$ IN $\land \mathit{regs'} = [\mathit{regs} \ \mathsf{except} \ ![\mathit{regt}] = \mathit{mem}[\mathit{addr}]]$ \land cached' = [cached EXCEPT ![addr] = TRUE] \wedge UNCHANGED $\langle mode, mem \rangle$

Store the value in regt to memory at the address in regm. Only enabled if the access is permitted in the current mode

 $STR(regt, regm) \triangleq$

 $\land \text{LET} addr \triangleq regs[regm] \\ \text{IN} \land AccessOK(addr) \\ \land mem' = [mem \text{ EXCEPT } ![addr] = regs[regt]] \\ \land cached' = [cached \text{ EXCEPT } ![addr] = \text{TRUE}] \\ \land \text{ UNCHANGED } \langle regs, mode \rangle$

Operation on register values with result in a destination register $OP(regt, regm, regn, optable) \triangleq$ $\land \text{LET } rm \triangleq regs[regm]$ $rn \triangleq regs[regn]$ $\text{IN} \land \langle rm, rn \rangle \in \text{DOMAIN optable}$

 $\land regs' = [regs \text{ EXCEPT } ! [regt] = optable[\langle rm, rn \rangle]]$ \wedge UNCHANGED $\langle mode, mem, cached \rangle$ Switching security/privilege modes (e.g. system call and return) $HCALL \triangleq$ \wedge mode = "low" \wedge mode' = "high" \wedge UNCHANGED $\langle regs, mem, cached \rangle$ $LRET \stackrel{\Delta}{=}$ \wedge mode = "high" \wedge mode' = "low" \wedge UNCHANGED $\langle regs, mem, cached \rangle$ Execute/dispatch an instruction in the form \langle "name", arg1, arg2, ... \rangle $Exec(inst) \stackrel{\Delta}{=}$ CASE $inst[1] = "set" \rightarrow SET(inst[2], inst[3])$ $\square \quad inst[1] = "mov" \rightarrow MOV(inst[2], inst[3])$ inst[1] ="ldr" $\rightarrow LDR(inst[2], inst[3])$ $inst[1] = "str" \rightarrow STR(inst[2], inst[3])$ $inst[1] = "op" \rightarrow OP(inst[2], inst[3], inst[4], inst[5])$ inst[1] = "hcall" $\rightarrow HCALL$ inst[1] = "lret" $\rightarrow LRET$ $\rightarrow Assert(FALSE, \langle "Unknown instruction", inst[1] \rangle)$ \Box Other

— MODULE CPU —

CPU model together with its speculative state. The speculative state shares the memory and cache with the normal (committed) one, however, the speculative register bank is separate and not visible to the normally executing instructions.

VARIABLES

regs,	CPU registers
specregs,	speculative registers
mode,	security mode
mem,	maps addresses to VALUES
cached	maps addresses to cached state

vars \triangleq (regs, specregs, mode, mem, cached)

 $TypeOK \triangleq$

 $\land ExecCPU ! TypeOK \\ \land SpecCPU ! TypeOK \\ \land specregs \in [REGS \rightarrow VALUES]$

Init \triangleq

 $\wedge mode = MODE$ if mode = ``high'', regs contain the low-provided input $\wedge regs \in [REGS \rightarrow VALUES \setminus HADDRS]$ $\wedge specregs = regs$ Initial memory contains only DATA or Zero to reduce the number of initial states $\wedge mem \in [ADDRS \rightarrow DATA \cup \{Zero\}]$ Cache empty initially $\wedge cached = [a \in ADDRS \mapsto FALSE]$

Low/High states and low observation function. The low observation function exposes the cached state

 $LowState \stackrel{\Delta}{=} \langle regs, [addr \in LADDRS \mapsto mem[addr]] \rangle$ $HighState \stackrel{\Delta}{=} \langle regs, [addr \in HADDRS \mapsto mem[addr]] \rangle$ $LowObs \stackrel{\Delta}{=} [addr \in LADDRS \mapsto \langle mem[addr], cached[addr] \rangle]$

Normal execution discards the speculative registers $Exec(inst) \stackrel{\Delta}{=} ExecCPU ! Exec(inst) \land specregs' = regs'$

Speculation leaves visible CPU registers and memory unchanged $Spec(inst) \triangleq SpecCPU! Exec(inst) \land UNCHANGED \langle regs, mem \rangle$

Confidentiality property is modelled as an observation function identical for two system behaviours

VARIABLES

regs1, specregs1, mem1, cached1, mode1,1st CPU stateregs2, specregs2, mem2, cached2, mode2,2nd CPU statecmdlast instruction (debug)

Logging for easier trace analysis

 $LogCmd(c) \triangleq$ if LOG then cmd' = c else unchanged cmd

Set a register to any address (corresponding to the current mode) or data value. For high security addresses, in addition, ensure that the values at the corresponding address is identical in two execution traces. Note that we don't allow the full range of values while in "high" mode to be able to isolate the speculation side-channels triggered by the "low" mode state ("high" mode input). IOW, assume that the high security program has been hardened against non-speculative leaks.

 $\begin{array}{l} SafeHAddrs \stackrel{\Delta}{=} \{a \in HADDRS : mem1[a] = mem2[a]\} \\ HavocInst \stackrel{\Delta}{=} \\ \{\langle \text{``set''}, reg, val \rangle : \\ reg \in REGS, \\ val \in \text{IF } mode1 = \text{``low''} \\ \text{THEN } LADDRS \cup DATA \\ \text{ELSE } SafeHAddrs \} \end{array}$

Copy a register value to another register

 $\begin{aligned} &MoveInst \triangleq \\ &\{ \langle ``mov'', regt, regm \rangle : regt, regm \in REGS \} \end{aligned}$ Set a register to a value loaded from memory $LoadInst \triangleq \\ &\{ \langle ``ldr'', regt, regm \rangle : regt, regm \in REGS \} \end{aligned}$ Store a register value to memory $StoreInst \triangleq \\ &\{ \langle ``str'', regt, regm \rangle : regt, regm \in REGS \} \end{aligned}$ Compute (regm op regn) according to the given operation table and store the result in regt $OpInst \triangleq \\ &\{ \langle ``op'', regt, regm, regn, optable \rangle : regt, regm, regn \in REGS, \\ &optable \in optables \} \end{aligned}$

Change of security level instructions. If the initial mode is "high", only model the return to the "low" mode

 $ExcInst \triangleq \\ IF MODE = "low" \\ THEN \{ \langle "hcall" \rangle, \langle "lret" \rangle \} \\ ELSE \{ \langle "lret" \rangle \} \end{cases}$

The union of allowed CPU instructions under normal execution $ExecInstructions \stackrel{\triangle}{=} HavocInst \cup MoveInst \cup ExcInst \cup LoadInst \cup StoreInst$

The union of instructions that can be speculatively executed. Not all set of instructions available to the speculating machine

 $\begin{array}{l} SpecInstructions \ \triangleq \\ LoadInst \cup OpInst \end{array}$

Two CPUs used to model two separate execution traces $CPU1 \triangleq$ INSTANCE CPU WITH regs \leftarrow regs1, specregs \leftarrow specregs1, mode \leftarrow mode1, $mem \leftarrow mem1$, cached \leftarrow cached1 $CPU2 \triangleq$ INSTANCE CPU WITH regs \leftarrow regs2, specregs \leftarrow specregs2, mode \leftarrow mode2, $mem \leftarrow mem2$, cached \leftarrow cached2

 $vars \stackrel{\Delta}{=} \langle CPU1! vars, CPU2! vars \rangle$

 $TypeOK \stackrel{\Delta}{=} CPU1! TypeOK \land CPU2! TypeOK$

Init $\stackrel{\Delta}{=}$

 $\land CPU1!Init \land CPU2!Init$ $\land CPU1!LowState = CPU2!LowState$ $\land CPU1!LowObs = CPU2!LowObs$ Reduce the initial state space for shorter TLC checking time $\land \forall a \in LADDRS : mem1[a] = Zero$ $\begin{array}{l} \wedge \forall \, a \in \mathit{HADDRS} : \mathit{mem1}[a] = \mathit{Zero} \lor \mathit{mem1}[a] \neq \mathit{mem2}[a] \\ \hline \\ \mathsf{Debug} \log \\ \wedge \mathit{cmd} = \langle \rangle \end{array}$

Execute the same instruction deterministically on two CPUs. A deterministic algorithm (under no speculation) has the same register values in two separate execution traces

 $ExecCPUNext \triangleq$

 $\begin{array}{l} \exists \textit{ inst} \in \textit{ExecInstructions}: \\ \land \textit{CPU1!Exec(inst)} \\ \land \textit{CPU2!Exec(inst)} \\ \land \textit{regs1'} = \textit{regs2'} \\ \land \textit{LogCmd}((\texttt{``exec:''} \land \textit{inst}) \end{array} \end{array}$

Speculatively execute the same instructions on two CPUs. Since the speculative registers are not part of the algorithmic state, they may differ in two separate execution traces

 $SpecCPUNext \triangleq$

 $\begin{array}{l} \exists \textit{ inst } \in \textit{ SpecInstructions }: \\ \land \textit{ CPU1! Spec(inst)} \\ \land \textit{ CPU2! Spec(inst)} \\ \land \textit{ LogCmd}(\langle \texttt{``spec:''} \rangle \circ \textit{ inst}) \end{array}$

The next step consists of either a normally executed instruction or a speculative one $Next \stackrel{\Delta}{=} ExecCPUNext \lor SpecCPUNext$

 $Spec \stackrel{\Delta}{=} Init \land \Box[Next]_{\langle vars, cmd \rangle}$

The confidentiality property ensures that the low-observable state (low memory data and cached state) is the same in two separate execution traces. In other words, the low security observation is a deterministic function of only the initial register state (input to the high security mode), algorithmic state (deterministic in-memory values) and executed instructions. Any other non-deterministic high security state should not affect the observation function.

 $ConfSideChannels \triangleq$

CPU1!LowObs = CPU2!LowObs

THEOREM $Spec \Rightarrow \Box(TypeOK \land ConfSideChannels)$